Hierarchical Timing Language
نویسندگان
چکیده
We have designed and implemented a new programming language for hard real-time systems. Critical timing constraints are specified within the language, and ensured by the compiler. The main novel feature of the language is that programs are extensible in two dimensions without changing their timing behavior: new program modules can be added, and individual program task can be refined. The mechanism that supports time invariance under parallel composition is that different program modules communicate at specified instances of time. Time invariance under refinement is achieved by conservative scheduling of the top level. The language, which assembles real-time tasks within a hierarchical module structure with timing constraints, is called Hierarchical Timing Language (HTL). It is a coordination language, in that individual tasks can be implemented in other languages. We present a distributed HTL implementation of an automotive steer-by-wire controller as a case study.
منابع مشابه
Formalization and Verification of Hierarchical Use of Interaction Overview Diagrams Using Timing Diagrams
Thanks to its graphical notation and simplicity, Unified Modeling Language (UML) is a de facto standard and a widespread language used in both industry and academia, despite the fact that its semantics is still informal. The Interaction Overview Diagram (IOD) is introduced in UML2; it allows the specification of the behavior in the hierarchical way. In this paper, we make a contribution towards...
متن کاملA Worst Case Timing Analysis Technique for Optimized Programs
We propose a technique to analyze the worst case execution times (WCETs) of optimized programs. Our work is based on a hierarchical timing analysis technique called the extended timing schema (ETS). A major hurdle in applying the ETS to optimized programs is the lack of correspondences in the control structure between the optimized machine code to be analyzed and the original source program wri...
متن کاملHierarchical Static Timing Analysis at Bull with HiTas
This paper describes the method used in the design of a 26 million transistors chip at BULL to verify the timing performance using the hierarchical timing analysis tool HiTas as well as the interactive path browser Xtas. Those tools have been designed at UPMC and are now commercialized by AVERTEC. The complexity is handled by partitioning the analysis according to the hierarchical partitioning ...
متن کاملChipEst-FPGA: a tool for chip level area and timing estimation of lookup table based FPGAs for high level applications
The importance of e cient area and timing estimation techniques for hierarchical design methodology is wellestablished in High-Level Synthesis (HLS), since the estimation allows more realistic exploration of the design space, and hierarchical design methodology matches well with HLS paradigm. In this paper, we present ChipEst-FPGA, a chip level estimator for designs implemented using a hierarch...
متن کاملSpecification and Quality Assurance of Timing Constraints in Real-time Systems Development
A representation for specifying the timing constraints of real-time systems is presented. Four parts of descriptions in a timing constraint: the path of events, timer, types of constraints and quantities of time, are explained. Under the relations among the paths, the hierarchical and network structures can be conducted. The former can be associated with the structure resulting from applying to...
متن کامل